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A point-of-load converter was designed for a distributed power architecture using
a normally off silicon carbide (SiC) junction field effect transistor (JFET) as the enabling
technology. The power supply accepts a 208-V single phase input and generates a +26 V
and +10 V output for pulsed loads as well as a +5 V and -5 V auxiliary supplies for
digital/control circuitry. This work focuses on the integration of the first normally off
SiC JFET to allow for an efficient (> 93%), high power density (> 100 W/in3) power
converter demonstrating higher switching frequency. A switching frequency of 500 kHz
was achieved which more than doubles the operating frequency of a reference design
with silicon MOSFETs. The power supply design described in this thesis integrates a
power factor correction pre-regulator with multiple output Weinberg and flyback
converters each utilizing normally off SiC JFETs. Experimental results are presented to
validate the design.
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CHAPTER I
INTRODUCTION

There exists a broad range of applications for improved point-of-load (POL)
converters designed for distributed power architectures (DPA); i.e. telecom, high-end
computing applications, radar power systems, etc. A DPA constitutes a system in which
two or more POL converters supply regulated or unregulated power in parallel to a set of
voltage buses that supply multiple loads.

The design of such POL converters is

continually re-evaluated any time new technological advancements are achieved in
semiconductor devices, magnetics, capacitors, or control systems.

Any such

advancement can allow for system improvements in efficiency or power density. The
motivation for this thesis was inspired by the recent release of a purely enhancementmode (EM) silicon carbide (SiC) junction field effect transistor (JFET). The design
methodology for a POL converter using EM SiC JFETs as the main power switch or
switches is explained in detail. The new SiC devices provide an opportunity to push the
limitations of the topologies beyond the conventional recommendations for Si devices.
The specifications for the design are representative of a demanding application requiring
high efficiency, unity power factor at the input, a large peak-to-average power ratio at the
output, good dynamic response, and multiple dc output voltages. Performance of this
design is verified by experimental testing with a single phase 208 VAC voltage source
1

and pulsed loads designed to simulate the type of power draw described by the
specification.
The conventional design for POL converters includes a power factor correction
(PFC) pre-regulator followed by a DC-DC converter with multiple outputs. A block
diagram for a typical POL converter is illustrated by Fig. 1.1. The addition of a PFC preregulator to each POL converter will help maximize system efficiency as well as
minimize interference between loads due to harmonics returned to the source. The
selection of the DC-DC converter topology is then based on the specific needs of the
applications: isolation requirements, power levels, peak voltages and currents, number of
outputs, etc. For a new POL design to be chosen as a replacement it must incorporate a
key component or design change that will contribute to a measurable improvement in
power density, efficiency, heat dissipation, etc. Therefore consideration of the latest
semiconductor technology, new magnetic or capacitor improvements, changes in
component packaging, and new design methods for better PCBs and/or heatsinking are
critical.
One current opportunity for power electronic designers is the incorporation of SiC
power transistors in new designs. This follows the successful commercial introduction of
the SiC Schottky barrier diode (SBD) after demonstrating efficiency, power density, and
transistor voltage stress improvements that could be realized with this new diode
technology. Silicon carbide’s basic material properties that include nine times higher
breakdown field, three times increase in thermal conductivity, three times higher
bandgap, and almost ten times lower drift region resistivity, allow for the fabrication of
low on-resistance JFETs that are much smaller than an equivalent Si MOSFET. The SiC
2

JFET has much lower parasitic capacitances, no gate oxide failure mechanism and higher
maximum junction temperatures than comparable Si MOSFET. Also, the switching
characteristics for both the SiC JFET and Schottky diode are unaffected by temperature
and dI/dt, enabling consistent performance over a wide range of operating conditions.
The pairing of SiC power transistors, like the SiC JFET, with SiC SBD’s is expected to
offer engineers further improved system performance and extended temperature
capabilities beyond what has been demonstrated with the SiC SBD alone.

Figure 1.1 Example POL converter structure.

The design specifications for the POL power supply design described here are
outlined in Appendix B of this document. To meet the requirements it was necessary to
first include a PFC pre-regulator that would utilize a SiC JFET/SBD pair as the main
switching components of the PFC converter. This combination could permit a switching
frequency limited only by the ASIC controller selected, which was 500 kHz in this work.
This is twice the maximum switching frequency typical for a comparable Si MOSFET
and SiC SBD pair. Another key design constraint is the size of the overall power
3

converter, which is limited by a strict packaging constraint. In addition to pushing the
switching frequency as high as possible, the permitted size of the bulk energy storage
capacitor was limited, so that tolerance for a large voltage ripple in the DC link voltage is
necessary along with the capability for deep discharge to extend the hold-up time.
During the pulsed operation of the POL, the PFC stage must deliver continuous or
average power to maintain high power factor. The PFC output voltage, at the DC link, is
allowed to rise to a peak during blanking periods of the load and then pulled down to a
minimum during the periods of full load that follow. Therefore, the DC-DC stage must
operate with a large input voltage swing while delivering high peak power.
An additional requirement is for multiple power supplies to drive a set of common
quasi-regulated buses that actually supply the pulsed loads. Current source outputs are
considered in this thesis to permit easy paralleling.

Due to the high peak power

requirements of the DC-DC stage a two switch topology was selected. Table 3-1 of a
common design reference, Marty Brown’s “Power Supply Cookbook” [1], outlines power
electronic topology selection based on power rating.

According to the table the

recommended maximum power rating for a current-fed push-pull converter is 1 kW.
This maximum power limitation is typically set at 1 kW because of high peak voltage
stress applied to the transistors by the flyback voltages of the transformer primaries. This
limitation is of course in reference to the maximum voltage ratings of Si MOSFET
technology. Because the EM SiC JFET is now available in ratings as high as 1200 V it
can be used as the main power switch technology permitting topologies such as the
current-fed push-pull converter to go beyond conventional limitations. The final POL
converter design consisted of a PFC pre-regulator followed by a multiple output
4

Weinberg converter operating with a constant power input and high peak power, currentsource fed, pulsed outputs; which was determined to be the best topology to encompass
all of the specifications. A description of the theory of operation of this topology and a
report of the detailed design and empirical validation are found in later chapters.

Previous Investigations
Silicon carbide BJTs, MOSFETS, and JFETs are the three main power transistor
designs currently being considered by SiC semiconductor manufacturers. Of the three,
the SiC JFET is the most mature to date. Current challenges that manufacturers are
facing with the commercialization of the SiC MOSFET include the storage of positive
charge in the gate oxide causing variability in the device threshold voltage.

Also,

improvement in the channel mobility is necessary to reduce the on-resistance to
competively low enough levels [2]. The SiC BJT suffers from poor current gain and
current gain instabilities. While the absolute factors driving this instability are unknown
it is suspected that stacking faults and surface recombination are among the likely causes
[2]. Thus far the only limiting factors with commercializing SiC JFET is reducing the
final device cost by improved processing and increased yields and obtaining starting
materials with reduced defects.
Until recently all SiC JFETs designed and prototyped by any company/institute
have been normally on, or depletion-mode, devices. Even though the benefits that silicon
carbide can offer makes the SiC JFET an attractive option for new designs, a normally on
device raises many concerns with designers. Designers have been hesitant to use the
normally on device for obvious reasons. For example, they could cause a direct short
5

upon start-up for topologies with ground referenced switches. Designers have also been
reluctant to perform the additional design work with gate drivers necessary to establish
inherent safety and start-up circuitry for the normally on SiC JFET. Such concerns have
led to the introduction of normally off designs. The first normally off solution was
demonstrated by SiCED in 2001, using a cascode configuration with a low-voltage
MOSFET, Fig. 1.2 [3].

The cascode configuration provides a direct replacement,

normally off, high-voltage switch that exceeds the blocking voltage ratings of current Si
MOSFETs yet provides the switching behavior of a MOSFET. Since the low-side device
of the cascode is a MOSFET the drive requirements are no different than any other Si
MOSFET. However, this design only provides the ability to meet/exceed the blocking
voltage ratings of IGBTs while providing MOSFET like switching performance. The
high temperature benefits of the silicon carbide are lost due to the cascode configuration
with a standard Si MOSFET. Furthermore, cost and packaging complexity have limited
the commercial adoption of this approach. In 2008 SemiSouth Laboratories reported the
first true normally off, single-die SiC JFET prototype commercially viable switch
documenting experimental DC and switching results [4]. Their unique proprietary design
allows for precise adjustment of the channel width and doping such that a positive
threshold voltage is achieved and thus a normally-off device is created.

6

Figure 1.2 High voltage normally off switch using a cascode configuration with a
normally on SiC JFET in the high side position and a Si MOSFET as the low
side switch.

For the past few years, many researchers have studied applications for SiC power
semiconductors. The SiC Schottky barrier diode was the first commercially available
SiC power semiconductor device. Integration of the SiC SBD in new power electronic
designs started with replacement of Si p-n diodes as the freewheeling diode in power
factor correction circuits as far back as 2001 [5]. Since the SiC SBD does not contribute
reverse recovery current and only a small current to charge the junction capacitance, the
current, voltage and thermal stress applied to the power switch of the PFC circuit is
reduced. This also allows for higher switching frequencies which in turn minimize the
physical size, weight, and cost of the PFC converter. Since the introduction of the SiC
SBD several prototype grade SiC power transistors have also become available and were
included in new research designs, including further improvements to PFC circuits.
During the last few years prototype-grade devices of each type evaluated in varies power
electronic converters have been reported worldwide.

With immediate commercial

acceptance of SiC SBDs in PFC circuits, this was naturally the first application identified
7

for the integration of new SiC power transistors. A Si MOSFET and SiC SBD raised the
possible switching frequency above the previous practical maximum of 100 kHz with a
reduction in heatsink size and numbers of passive components. In 2007, Xiaojun Xu et al
reported the evaluation of SiC MOSFET and SiC BJT prototypes from Cree in a 1 MHz
PFC circuit with a SiC SBD as the freewheeling diode [6]. System efficiency and case
temperature versus output power was measured for each of the SiC transistors and
compared against a CoolMOSTM from Infineon in the same circuit. A 1.3% to 2.2 %
efficiency improvement was measured for the SiC MOSFET/SiC SBD combination over
the Si CoolMOS/SiC SBD. Also, in order to keep the junction temperature of the Si
MOSFET below the maximum published operating temperature it is necessary to attach a
heat sink to the transistor that is at least 33% larger in size than that required by a SiC
device. The integration of a SiC power transistor along side a SiC SBD has been shown
to yield immediate efficiency improvements over the current state-of-the-art Si
technology.
In 2008, SemiSouth Laboratories demonstrated the first ever normally-off SiC
JFET as a “drop-in” replacement for a MOSFETs or IGBT in a Fairchild Semiconductor
PFC evaluation board [7]. In this work the original IGBT of the evaluation circuit was
removed and a normally-off SiC JFET installed directly in its place. The only other
modifications to the circuit included changing the value of the gate resistor and installing
a capacitor in parallel to the gate resistor. No other power circuit or gate control
modifications were necessary. The switching speed of the JFET was tuned to match that
of the original IGBT. With only this exchange of the power switch technology a 1.25%
increase in system efficiency was realized. In 2009, this “drop-in” replacement approach
8

was repeated for when the IGBTs and ESBT of a commercial solar inverter and auxiliary
Flyback evaluation board were similarly replaced [8,9]. Again each design demonstrated
a minimum of 1% system efficiency increase for only a change of the power switch
technology.
Since the introduction of SiC power transistors research groups focused on
photovoltaic (PV) inverter design have been at the forefront of evaluating prototypes for
future commercial designs. Total system efficiency is the most important design spec for
the PV inverter market. Beginning in 2007, Fraunhofer Institute of Solar Energy Systems
(Fraunhofer ISE) published results claiming total system efficiency boosts of nearly 2%
for new designs using SiC MOSFETs [10]. Early evaluation showed the potential to
increase switching frequencies, reduce magnetics size, shrink cooling systems, and in
turn increase inverter power density. In 2008, Fraunhofer ISE broke the world record for
peak system efficiency for a PV inverter documenting 98.5% using the SiC MOSFET
[11]. In 2009, the normally-off SiC JFET allowed them to set a new world record of 99%
peak system efficiency for a PV inverter [12, 13].

Thesis Scope and Organization
This thesis details the use of EM SiC JFETs in a power dense, high peak power,
multi-output AC/DC converter designed as a point-of-load power supply for integration
within a distributed power system. The converter design described here will accept 208
VAC, output +26 V, +10 V, +5 V, and -5 V, and demonstrate full load efficiency of
>93% while presenting itself to the prime source power as a constant power, high-power
factor load. The PFC pre-regulator front end was designed for continuous operation at
9

rated average power while the DC-DC power stage was designed to drive a pulsed load
requiring 1500 W peak power with an average duty factor of 11% (16 % max). To meet
the specified constraints on the physical size, the design minimizes the size of all of the
energy storage elements; a task made possible by permitting a large voltage swing on the
DC link. This thesis will report the complete details of the development of this design
and the use of EM SiC JFETs as the enabling technology. This thesis will also detail the
test and evaluation of the power supply prototype built to validate the design.
This work is divided into six chapters. Chapter II will discuss the theory of
operation for each power stage of the power supply designed as well as reference the new
device technology utilized. Chapter III will address the application design as well as the
detailed design of this power supply. The application design section will discuss the
specific operating constraints, design requirements, and the point design for each power
stage. Also any relevant modeling and simulation work is included. The detailed design
section will focus on the design and selection of passive and active components, logic
circuits, and PCB layout. Experiment results will be reported in Chapter IV. Finally,
Chapter V will discuss simulation and experimental results with conclusions drawn from
this work presented in Chapter VI.
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CHAPTER II
DEVICE TECHNOLOGY AND THEORY OF OPERATION

Until recently all SiC JFETs fabricated by any company/institute for commercial
use have been normally on, or depletion-mode, devices. While the benefits that silicon
carbide can offer makes the SiC JFET an attractive option for new designs, a normally on
device raises many concerns with circuit and system designers. The concerns about using
the normally on device fall into several categories, for example direct shorts upon start-up
as well as gate driver failures after start-up. Designers have also been reluctant to do the
additional design work necessary to establish new inherent safety and start-up circuitry
required to use the normally on SiC JFET, primarily for cost reasons.

Thus, such

concerns have turned some researchers towards investigating the possibility of a normally
off JFET. The first normally off solution was created using a cascode configuration with
a low-voltage MOSFET [3]. While this does produce a normally off switch with gate
drive requirements compatible with current MOSFET/IGBTs, it only allows for a the
development of a new high voltage switch and loses the high temperature benefits of the
silicon carbide due to the cascoded Si MOSFET, and it compounds the cost issue by
adding a die and special packaging to produce a three-terminal device. In 2002 Jian Zhao
of Rutger’s University published two papers and was awarded a patent on the
development of an enhancement-mode SiC JFET device [14-16].
11

Since these

publications there have been no reports of actual experimental results or other evidence
indicating a working prototype was produced. In 2007 a pure enhancement-mode single
die SiC JFET device design was released for commercial use by SemiSouth Laboratories,
Inc. This commercially relevant EM SiC JFET is a pure silicon carbide, normally off
three-terminal transistor that has the low on-resistance and the same small size of the
normally on SiC JFET [17]. Figure 2.1 and Fig 2.2 compare the device characteristics of
a normally on SiC JFET with the device characteristics of an normally off SiC JFET
shown in Fig 2.3 and Fig 2.4. A positive shift in the threshold voltage from -3 V to +0.6
V can be observed by comparison of Fig 2.1 and Fig 2.3. The practical development of a
normally off SiC JFET is a result of a significant increase in the device blocking gain.
Blocking gain is described by the change in blocking voltage with respect to the amount
of negative change in the gate-source bias. Figure 2.3 shows that the normally off device
is capable of transitioning from a conduction state to fully blocking state with < 1 V
change in gate voltage compared to a 10 V change in gate voltage for the normally on
device. The pure enhancement-mode capability allows for greater acceptance of the new
EM SiC JFET over the normally on design leaving only the difference in gate drive
requirements between the EM SiC JFET and a Si MOSFET/IGBT as a technical issue.
This issue is dealt with in this chapter.
Once a designer achieves a more detailed understanding of the EM SiC JFET it is
easily realized that this device can be interfaced with standard MOSFET/IGBT drivers
with minimal change in the gate interface. Current MOSFET/IGBTs require a series gate
resistor and/or parallel diode as shown in Fig 2.5. The EM SiC JFET requires a level
shift, which in the simplest form can be accomplished by AC coupling the gate drive
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signal through a series gate resistor and parallel capacitor as shown in Fig 2.6. This type
of gate interface is similar to a traditional BJT base drive; however, since the EM SiC
JFET is a unipolar device very little continuous gate current is required during the steady
state conduction period. Therefore the value of the current limiting gate resistor will be
much higher than expected for a power BJT and the low gate drive power feature
expected of a FET-type device is preserved.
A few parameters must be known prior to selecting the correct resistor/capacitor
values; such as peak voltage of the driving pulse, required positive gate voltage, dc gate
current required to maintain the specified gate voltage, and the input capacitance of the
device. The gate resistor will act as a current limiting resistor allowing the DC gate
current specified at the positive gate voltage during the conduction phase, IG, by dropping
the necessary differential voltage between the peak driving pulse voltage available from
the gate driver, VC, and the required static forward gate voltage, VGSS. The following
equation is used to calculate RG for a given set of device/circuit parameters:

RG 

VC  VGS
I G (@ VGS )

(2.1)

The bypass capacitor will source or sink the additional displacement current necessary to
quickly charge or discharge the gate of the EM SiC JFET. Its main requirement is that it
be at least 10 times greater than the input capacitance of the device.
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Figure 2.1 SDM060R190 Normally on SiC JFET blocking voltage curve [18].

Figure 2.2 SDM060R190 Normally on SiC JFET forward conduction curve [18].
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Figure 2.3 SEM120R125 Normally off SiC JFET blocking voltage curve [17].

Figure 2.4 SEM120R125 Normally off SiC JFET forward conduction curve [17].
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Figure 2.5 Gate interface between commercial driver IC and a MOSFET.

Figure 2.6 Gate interface between commercial driver IC and an EM SiC JFET.

Power Factor Correction Theory of Operation
It is common for off-line SMPS to require an input rectification circuit typically
followed by a large hold-up capacitor in order to rectify and filter an AC voltage to a
nearly DC intermediate bus or “link” voltage.

The hold-up capacitor serves two

purposes, filtering the rectified voltage and storing adequate energy in the event the input
voltage is lost for a few cycles. This rectification circuit and large capacitor are the reason
that off-line DC-DC converters without pre-conditioning circuitry (either passive or
active) have such poor power factor (PF). Harmonic distortion of the input current
waveform is caused by the fact that current is drawn only when the AC source voltage is
greater than the voltage on the hold-up capacitor. This causes spikes of current to be
16

drawn only in the vicinity of the peak of the AC sine wave. Figure 2.8 illustrates the
input voltage and current waveforms resulting from passive AC rectification.
Harmonically distorted current is returned on the neutral line and can affect other
equipment connected on the mains.

Figure 2.7 Full-wave rectification circuit.

Figure 2.8 Resulting voltage and current waveforms for full wave rectification.

Active power factor correction (PFC) circuits can be used to force the input
current to follow the waveshape of the input voltage. The boost-type PFC circuit is the
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most common topology for single phase power factor correction with current designs
achieving near unity power factor with > 98% efficiency. This circuit is shown in Fig
2.9. Two modes of operation are possible in boost-type PFC designs; discontinuous
conduction (DCM) and continuous conduction mode (CCM). Figure 2.10 illustrates the
characteristic inductor current waveforms for discontinuous conduction mode while Fig
2.11 illustrates continuous conduction mode. The major advantages/disadvantages of
each are listed in Table 2.1. Active PFC circuits designed to operate in DCM are
typically limited to power ratings less than 300 W. This type of operation results in
higher peak currents that in turn drive the size of the input EMI filter and boost inductor
larger and result in higher I2R and skin-effect losses. However, since the inductor current
always returns to zero prior to the next switching event, switching losses are reduced.
Also the free-wheeling diode has no reverse recovery current to increase the switch
voltage stress or switching losses. For CCM designs the advantages/disadvantages are
reversed. While smaller magnetics are achieved for the EMI filter and boost inductor,
switching losses significantly increase and, if the free-wheeling diode is a p-n junction
type, reverse recovery problems begin to affect the transistor voltage stress and maximum
switching frequency of the converter.

For any new design the advantages and

disadvantages for each operating mode must be compared based on the specifications of
the application for determining the best control scheme [19].
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Figure 2.9 Boost-type PFC.

Figure 2.10 Inductor current for discontinuous conduction modes.

Figure 2.11 Inductor current for continuous conduction mode.
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Table 2.1. Advantages and disadvantages of continuous and discontinuous conduction
modes.
DCM

CCM

High peak currents

Lower peak currents

No reverse recovery current

Reverse recovery current

Higher EMI

Lower EMI

Power < 300 W

Power > 300 W

Since continuous conduction mode is recommended for higher power systems
CCM power circuit and control design will be discusses in more detail. The power
circuit design is a relatively simple process in that there are only four components to
design and select; a single boost inductor, an output capacitor, a power switch, and a
freewheeling diode. Since reverse recovery can potentially be a problem it is important
to consider quality free-wheeling diodes. Some new designs have adopted the SiC SBD
as the free-wheeling diode in high frequency CCM PFC circuits. Schottky diodes do not
store minority carriers and thus have no reverse recovery transient; instead only a small
reverse current charges the junction capacitance of the device. Figure 2.12 provides a
comparison between the reverse recovery of a Si p-n diode and charging of the junction
capacitance of a SiC SBD [5]. The use of SiC SBDs allows designers to reduce the
voltage stress caused by reverse recovery, reduce switching losses, and increase
switching frequencies. When selecting a power transistor it is important to consider those
with the fastest switching speeds and low on-resistance for achieving the lowest possible
switching and conduction losses. In designing the boost inductor it is important that the
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inductance be set high enough to maintain a small ripple. This will drive the average
inductor current to closely match the haversine control reference. According to the
Fairchild ML4821 Application Specific Integrated Circuit (ASIC) design application note
[20], the following equation should be used to calculate the required inductance:
L

150 VOUT V RMS ( MIN )
Pout Fs X

mH,

(2.2)

where VOUT is the output voltage, VRMS(MIN) is the minimum input RMS voltage, POUT is
the rated output power, FS is the switching frequency, and X is the inductor current ripple
factor, typically 0.1 to 0.2. The output capacitor will still act as a filter capacitor as well
as bulk storage in the event the input voltage is lost for a few cycles. It is typical to select
a hold-up time of 20 ms, which is the duration of time the capacitor will be able to deliver
rated power to the load before discharging to a specified minimum operating voltage.
The minimum operating voltage is the minimum voltage the load can accept and still
function properly.

This value is typically lower than the minimum output voltage

specification for the design PFC circuit such that the converter never operates to the low
drop-out point. The output capacitor should be sized according to the follow equation as
noted in the ML4821 application note:

C OUT 

2 POUT t HOLD

(2.3)

V 2 OUT ( MIN )  V 2 OP ( MIN )

Where tHOLD is the hold-up time, VOUT(MIN) is the minimum output voltage, VOP(MIN) is the
minimum operating voltage of the load.
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Figure 2.12 Comparison of the reverse recovery effects of Si p-n and SiC Schottky
diodes [5].

Typically CCM controllers require sensing circuits at both the input and the
output. Figure 2.13 is a simplified diagram of the feedback and feed forward signals
required for average current mode control of a CCM active PFC circuit using a Fairchild
ML4821 PFC controller [21]. In this diagram, RL is used to sense the rectified input
voltage providing the controller with a reference of the input voltage waveshape in the
form of a current, IPR. This current and the output of the error amplifier, set up in a
standard configuration in order to sense the PFC output voltage, are inputs to the gain
modulator. The gain modulator multiplies the two signals and delivers the output (IGM) to
the current amplifier.

At the non-inverting pin of the current amplifier the sensed

inductor current is subtracted from IGM and then compared to the PFC circuit common.
The output of the current amplifier is then compared against a fixed frequency saw-tooth
where the resulting PWM controller output is generated as shown in Fig 2.14. While this
type of control is typically for CCM PFC ICs, design of the required feed forward and
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feedback components should be performed according to the specific PFC IC selected for
the design.

Figure 2.13 Simplified diagram of average current mode control using ML4821 [20].
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Figure 2.14 PWM Modulation [20].

Weinberg Converter Theory of Operation
The Weinberg converter shown in Fig 2.15 is one version of a current-fed pushpull converter. The Weinberg topology is created by a series combination of a flyback
and push-pull converter. It is an ideal topology choice for DC-DC conversion requiring
multiple outputs in the 1-2 kW power range [22]. Low output current ripple is achievable
even though there are no output filter inductors because the flyback winding of the input
inductor is returned to the output. Also, because of the inductive ballasting provided by
the flyback transformer, there is no flux imbalance problem in the push-pull transformer
as can happen with the voltage-fed push-pull converter. This is achieved by the high
source impedance of the input inductor. Exceptional output regulation is made possible
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by sensing the output voltage (VO) and regulating the center-tap voltage (VCT) on the
primary side of the push-pull transformer. Output voltages can be determined by:
VO  (

NS
) VCT
NP

(2.4)

Two operating modes exist for this type of converter: overlap mode and non-overlap
mode. In overlap mode the center-tap voltage is boosted to a value above the input DC
voltage. This operating mode allows for minimal switch currents but high switch voltage
stress. In non-overlap mode the center-tap voltage of the push-pull transformer is stepped
down to a value less than the input voltage. This operating mode allows for lower
sustained voltage stress on the switches but higher switch currents. For either operating
mode, Weinberg converters have an inherent problem of excess voltage spikes across the
switching transistors caused by the interaction of the leakage inductance of the
transformer and device capacitance. If this spike is unmanaged it can damage the device.
Therefore a switching transistor with a high voltage rating, low RDS(ON), and minimal
device capacitance is preferred. Such a requirement is economically satisfied by an EM
SiC JFET.
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Figure 2.15 Weinberg Topology.

Choosing to operate in non-overlap mode will require the flyback front end to
operate in buck mode. Thus the average center tap voltage of the transformer will be less
than the high voltage input as determined by the buck ratio of the input flyback stage.
This mode of operation requires each switching transistor to run at less than 50% duty
cycle and 180o out of phase. This means that for each switching period there will be two
segments of time in which both transistors will be in the off-state. During this period of
time the energy stored in the input inductor will be transferred directly to the output
through the flyback diodes on the secondary, reducing the output current ripple to a
minimum. The peak sustained voltage on the transistors in the Weinberg converter will
occur when both transistors are off. This voltage will be approximately
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VDS  VIN  N (V  VO ) .

(2.5)

The addition of (Vγ + VO) accounts for the diode forward voltage drop Vγ on the
secondary side. However, this equation does not account for the peak voltage stress
caused the by interaction of parasitic components such as transformer leakage inductance
with the device capacitance. The auxiliary windings on the input buck inductor will be
set equal to the turns ratio of the push-pull transformer. The turns ratio of the push-pull
transformer is selected from
N (

VCT
NP
.
)
NS
(1  VO )

(2.6)

The normally off SiC JFET device technology has been introduced and described
in detail. Since this device technology is new this power supply design will serve as the
first experimental evaluation of this state-of-the-art switch technology. The operational
theory of each power stage topology has also been described highlighting the key points
that make the selected topologies the best choice based on the required specification. A
point design for each power stage is described in the following chapter specifically
identifying the component selection/design for key passive and gate driver components.
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CHAPTER III
POWER SUPPLY DESIGN

Application Design
The POL converter designed here is an AC-DC power supply with very high
power density, high peak-to-average power ratio, and output voltages similar to
Distributed Power Architecture (DPA) systems needed in telecommunications, radar
systems, and industrial electronics. Since minimization of weight for any DPA system is
desirable, it was proposed that each of the integrated power supplies be directly
connected to one phase of a common three-phase 208-VAC utility supply. Modern
requirements for power quality make it necessary to include an active power factor
correcting AC-DC front end to the power supply design, Fig 3.1. In addition to normal
concerns about the power factor of a passive front-end of an AC-DC power supply, this
application has the additional burden of a low-duty factor, high peak-power load. It is
not desirable to directly connect this type of load to a generator or other utility system;
therefore the AC-DC front end should reflect a high power factor, power load in order to
buffer the connection between the generator source and the pulsing load. Thus a power
factor correction (PFC) boost converter with a well designed filter response is necessary
for the front end of the AC-DC power supplies. The PFC circuit is designed to deliver
the average power required by the load. One major contributor to the overall size and
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weight of a PFC converter is the energy storage capacitor. It is essentially required to
filter a 120 Hz ripple and doing this at high power can make it become very large.
Therefore, it was recognized that if the DC output of the PFC circuit is allowed to have a
large ripple and then the following DC-DC stage can handle a large input voltage range,
then the size of the DC link capacitor can be minimized. It was determined that if the DC
link voltage was allowed to fluctuate by ~100 V then the amount of energy storage
required to bridge or “link” the PFC and DC-DC converter stage could be minimized
significantly. The PFC draws continuous power from the generator during the blanking
period of the load, thus maintaining a constant RMS input current as seen by the
generator. The DC-DC stage of the power supply should be designed to provide high
power conversion with multiple outputs, +26 V, +10 V, +5 V, and -5 V. Since the +26-V
and +10-V outputs supply a pulsed load, whereas the +/-5 V outputs supply continuous
loads, it was decided that further segregating the continuous from pulsed loads into two
separate compatible topologies would be advantageous to maintain well cross-regulated
outputs. Additionally the pulse loaded buses must be driven by a current-fed topology
with low output current ripple to assist linear regulators in meeting the very low ripple
requirement demanded by modern loads; for example, such as a radar Transmit/Receive
module. The multiple output Weinberg converter, shown in Fig 3.2, is an excellent choice
for delivering low output current ripple to multiple outputs with good cross regulation.
This feature results from the lack of an inductor in the output filter and the ability to
combine feed forward and then flyback action during the full duty cycle. This topology
also does well with the large input voltage range expected from the choice of a reduced
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PFC output capacitor. A multiple output flyback converter, was selected to generate the
+/-5 V outputs.

Figure 3.1 PFC front end of AC-DC SMPS.

Figure 3.2

Parallel Weinberg and flyback converter.
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The AC-DC power supply is required to operate in three basic modes: start-up,
active load, and standby quiescent mode. During the start-up mode the PFC power stage
will begin to charge the DC-link voltage up to the maximum set point as soon as 208VAC is applied. Once the PFC controller begins normal operation it will initiate the
start-up of the flyback converter. The flyback converter brings up the +5 V and -5 V
buses used to power the digital control circuitry used to control the DC-DC power stage
of the power supply.

Once the +5 V and -5 V buses are established, the Field

Programmable Gate Array based, or FPGA-based, controller will begin the start-up
sequence for the DC-DC power stage which brings up the +26-V and +10-V bus
voltages. Once all four output bus voltages reach the acceptable upper voltage limit
specification, the pulsed load can begin normal operation of alternating cycles of its
loaded and unloaded modes. Since the digital control circuitry draws a continuous load
from the +5 V and -5 V buses, the flyback power stage is designed to operate
continuously with optically isolated closed-loop feedback to regulate the bus voltages.
However, the +26 V and +10 V buses are exclusively pulse loaded.

Therefore

continuous feed-forward power delivery is only required when the load is active. During
the unloaded period, a few switching events of the DC-DC power stage occur only to
keep the +26-V and +10-V bus voltage above the specified lower voltage limit so as to
prevent drop-out of the linear regulators fed by the bus. This mode of operation is
referred to as the standby quiescent mode for the power supply. In order to simulate the
periodic loading requirements of the +26-V and +10-V buses a load circuit was built
capable of switching a load onto the bus during simulated load periods and disconnecting
the load during simulated standby quiescent periods.
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Point Design
PFC Power Stage Circuit
The power factor correction power stage is based on a standard boost converter
topology, (see Fig 3.1). The two-loop analog control required to operate the power factor
correcting boost converter is provided by the Fairchild ML4821 PFC controller IC [21].
This controller was selected for its ability to provide near unity power factor using
average current mode control while operating in continuous conduction mode. This is the
best possible load for a typical 208-VAC, 3-phase, 60 Hz generator or similar utility
power source. The power stage, feedback, and compensation circuitry were designed
based on the associated applications note for the ML4821 [20]. Table 3.1 is a break
down of the power stage requirements and component values for a fully rated PFC power
stage. For a detailed schematic see Fig. B.1 in Appendix B of this document.

Table 3.1 PFC power stage design results.
Maximum Average Power

200 W

Input Voltage

208 VAC +10%

Maximum RMS Input Current

1A

Inductor Current Ripple

20%

Switching Frequency

500 kHz

Boost Inductor

400 μH

Loaded Output Voltage

350 V

Maximum Output Voltage

420 V

Output Capacitance

47 μF
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Flyback Power Stage Circuit
The multiple output flyback and Weinberg converters are connected in parallel at
the DC link established at the output of the PFC power stage as shown in Fig 3.2. The
flyback converter is a standard topology with no addition modifications, and is designed
according to conventional methodology [22].

Table 3.2 is a list of converter

requirements and component values for the flyback power stage. For a detailed schematic
see Fig. B.2 in Appendix B.

Table 3.2 Flyback power stage design results.
Maximum Power

15 W
350 – 420 VDC

Input Voltage
Peak Input Current

<1A

Switching Frequency

Variable up to 200 kHz

Turns ratio for Bus 1

30:1

Turns ratio for Bus 1

30:1

Output Voltage on Bus 1

5V

Output Voltage on Bus 2

-5 V

Output Capacitance on Bus 1

66 μF

Output Capacitance on Bus 2

33 μF
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Weinberg Power Stage Circuit
The DC-DC power stage was designed based on the Weinberg topology as
described in Chapter II. Again no special modifications of the conventional topology
were used and thus the design process of this power stage was based on typical handbook
theory [23]. Table 5.3 is a list of converter requirements and component values for the
Weinberg power stage. For a detailed schematic see Fig. B.2 in Appendix B.

Table 3.3 Weinberg power stage design results.
Maximum Power

1500 W
350 – 420 VDC

Input Voltage
Peak Input Current

20 A

Switching Frequency

250 kHz

Turns ratio1 for Bus 1

4.3:1

Turns ratio1 for Bus 2

10:1

Output Voltage on Bus 1

26 V

Output Voltage on Bus 2

10 V

Output Capacitance on Bus 1

66 μF

Output Capacitance on Bus 2

33 μF

______________________________________________________________________________________
1

Turns ratio is the same for the buck inductor and the power transformer.

34

Software Design
The firmware is responsible for controlling the power electronics in order to maintain and
regulate the output bus voltages within specifications. The firmware runs on a Stratix
FPGA with custom gate control logic and a NIOS processor for high level control. The
gate control logic reads the data from the analog to digital converters and then feeds the
data to the NIOS processor. There is a high level control algorithm programmed into the
NIOS processor that takes the feedback data and calculates the necessary change in the
output, which the gate control logic then implements. Figure 3.3 shows a block diagram
of how the system is organized. The algorithm consists of an inner and an outer control
loop.

The inner control loop is responsible for regulating the current through the

secondary winding of the transformer. This is performed by comparing a desired current
value (IRef) to the measured current and using standard proportional control to adjust the
output accordingly. The inner control loop executes once for every matched pair of
output pulses, which results in pulse-by-pulse control of the output duty cycle.

FPGA
Voltage
Feedback

Current
Feedback

Nios II/f

Gate Control
Logic

Figure 3.3 Block diagram of firmware.
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Power
Electronics

The outer control loop monitors the 26-V output bus voltage and regulates the
desired reference current (IRef) used by the inner control loop. IRef does not change unless
the output voltage exceeds an upper or lower voltage limit. If the bus voltage is outside
of the voltage limits, standard proportional control methods are used to modify the
desired IRef. A change in IRef will affect the error in the next iteration of the inner control
loop. The outer control loop only executes after a certain number of inner loop iterations,
and the number of inner loop iterations per outer loop iteration is determined by tuning
the system.
All the calculations performed in the NIOS processor are integer based
calculations. A previous design iteration of the control algorithm used floating point
calculations with the expectation of providing a more accurate control strategy; however,
the computational requirements of the algorithm exceeded the capability of the NIOS
processor, and the control timing constraints were not met. With the current integer
based algorithm all calculations complete within the 4-µs timing constraint.
Specifications of the functioning system:







Stratix FPGA: Model Number: EP1S10F780C6
NIOS II/f – no special added instructions, etc.
FPGA Utilization is 33%
Clock Fmax is 90 MHz, but runs at 50 MHz
4× over-sampling with 1 MSPS ADC
Custom logic written using VHDL

Specifications of the ADCs used:





National Semiconductor P-N: ADC121S101
1 MHz sampling frequency
12-bit resolution, with 11.3 ENOB
SPI serial interface
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Detail Design
Selection of Energy Storage Components
To maintain the low ripple and noise requirement inherent with supplying power
to a sensitive load it is necessary that low equivalent series inductance (ESL) capacitors
be used. Also it is necessary for the energy storage capacitors to be of minimal size in
order to fit in the volume specified by the project. Therefore small, high capacitance, low
ESL, ceramic surface mount capacitors were selected for each of the output buses.

Magnetics Design
As symbolic representation of each magnetic component of the full power supply
design is shown in Fig 3.4 through Fig 3.8. Table 3.4 cross references each symbol with
a design description including type, core, winding description, turns ratios, wire gauge,
and applicable core gap.

Figure 3.4 Boost inductor.
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Figure 3.5 Push pull transformer.

Figure 3.6 Buck flyback inductor.
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Figure 3.7 Current transformer.

Figure 3.8 Flyback inductor.
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Table 3.4 Magnetics design.
Comp

Type

Core

Boost
Inductor

RM8

T1

Push-Pull
Xfmr

Rm12

T2

BuckFlyback
Inductor

RM10

T3

Current
Xfmr

Toroid

T4

Flyback
Inductor

RM6
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L1

Winding Desc

Single primary;
single aux
winding
Split primary;
2 split secondary
windings
Single primary;
opposite dotted,
tapped secondary
winding
Single turn
primary, multiturn secondary
Single primary;
opposite dotted,
tapped secondary
winding

Fig

Np1/Np1a

Np1b

Ns1/Ns1a

turns
(AWG)
65
(22)

turns
(AWG)
---

turns
(AWG)
3
(28)

3.5

30
(24)

30
(24)

7
(18)

7
(18)

3
(22)

3
(22)

---

3.6

30
(22)

---

7
(20)

---

3
(24)

---

13

3.7

1
(TBD)2

---

TBD2
(TBD)2

---

---

---

---

3.8

90
(34)

---

3
(24)

---

---

---

3

3.4

Ns1b

Ns2a

turns
turns
(AWG) (AWG)
-----

Ns2b
turns
(AWG)
---

Gap
(mils)
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______________________________________________________________________________________________________
2

T3 may be necessary for full scale testing to reduce heating of the hall-effect current sensor. Since an actual DPA was not
available and experimental validation was limited to single load testing, the CT connection was shorted on board such that the
actual load current passed through the hall-effect current sensor.

Gate Drive Components
In order for the EM SiC JFET to be used as a drop-in replacement for the usual Si
MOSFET anticipated by the COTS PFC controller (and the COTS MOSFET gate drivers
used in the Weinberg converter) an adjustment must be made for two reasons: (1) the
threshold voltage and the “over-drive” gate-source voltage required to achieve minimum
on resistance for the SiC JFET (1 V and 3 V respectively) is different than for a similarly
rated MOSFET (2 V and 15 V respectively); and (2) the gate-source p-n junction of the
SiC JFET requires static current limiting when the gate drive output exceeds the cut-on
voltage of the SiC gate-source p-n junction diode ( > 2.5 V). Since the VCC of the PFC
chip, which also supplies the gate driver chips used to drive the two Weinberg JFETs,
must exceed VCC ≥ 13 V for the PFC chip to run (and the chip won’t start unless VCC >
16 V) then a level shifting and current-limiting circuit must be added between the output
of the controller chip (or gate drive chips) and the gate of the JFET being switched. An
appropriate circuit is shown in Fig 3.9, which is similar to that used to drive BJTs. A
current-limiting resistor and bypass capacitor allows the output voltage from the chip to
exceed the forward bias cut-on of the JFET p-n-junction by any amount without limiting
the magnitude of the dynamic current available from the chip output section to rapidly
switch the JFET on and off. Note that while the current-limiting resistor is in the same
position as the gate-resistor used in MOSFET gate drivers, their functions are different.
As a result, the current-limiting resistor is usually much larger in magnitude than the
comparable resistor it replaces in a MOSFET drive. The dynamic current that normally
flows through the MOSFET gate resistor flows instead through the bypass capacitor. The
current limiting resistor is selected based on the gate terminal DC I-V characteristics for
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the JFET shown in Fig 3.10. In combination with the positive open-circuit voltage
available from the gate drive Vo, the gate drive resistor imposes a load line whose
intercept with the JFET gate I-V curve in Fig 3.10 sets the maximum static on-voltage on
the gate-source junction an the resulting allowed forward leakage current. For example, if
VGS = 3 V then IG = 90 mA. If VCC = 15 V, then

RCL 

15V  3V
 133  .
90mA

(3.1)

The result is that the DC current drawn by the SiC p-n junction diode is supplied while
level shifting the positive logic level of the driving control pulse (Vo) from the COTS
controller to the desired maximum gate-source voltage needed to achieve acceptable
RDS(on). The gate capacitor offers the much lower dynamic impedance required to quickly
charge the gate capacitance and the Miller capacitance during the switching transitions of
the SiC JFET.

Figure 3.9 Gate drive interface between EM SiC JFET and COTS controller.
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Figure 3.10 DC I-V curve for the gate current of an EM SiC JFET with required gate
resistor curve for VCC = 15 V.

PCB Fabrication
Operating at 250 kHz and at peak power levels up to 1500 W requires careful
routing consideration. A six layer PCB was fabricated to ensure proper ground planes
sufficient for both high frequency and power signals. The board was fabricated on a FR4
board, with two ounce copper traces, and overall dimension of 3.5” x 4.25”x 1” inch.
The point design for each power stage of the point of load converter has been
described documenting the detailed design parameters for all magnetics, energy store
elements, and gate driver components. The key to making the prototype a success is a
good PCB layout with adequate power and ground planes to properly separate power and
high frequency signals. Experimental validation of the described point design and POL
prototype is presented in the following chapter.
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Figure 3.11 Final AC-DC power supply prototype. Top view.

Figure 3.12 Final AC-DC power supply prototype. Bottom view.
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Figure 3.13 Final AC-DC power supply prototype. Side view.
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CHAPTER IV
EXPERIMENTAL RESULTS

A prototype multiple-output, POL power supply was constructed following the
design methodology described in Chapter III. A test plan was developed that included
testing each power stage individually prior to full system integration. Preliminary testing
yielded experimental results that satisfied the design criteria used in the point design of
each power stage. Testing of the fully integrated power stages showed they worked
together properly and generated the require outputs based on the specified input voltage
source.

Preliminary Testing
Preliminary testing was conducted on each of the three power stages. First the
PFC was populated and tested for functionality. First at no load, to validate the controller
over-voltage protection (OVP) set point, and then again for average loads that did not
exceed the maximum power limit of 200 W for the full input voltage range (208 VAC +
15%). Figure 4.1 through Fig 4.3capture the input AC voltage and current and the output
DC voltage of the loaded PFC converter during stand alone testing. As illustrated proper
PFC action was demonstrated for a 200 W load over the full input voltage range. Testing
of the DC-DC power stage followed validation of the AC-DC PFC stage. Open loop
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control was sufficient to validate the operation and performance of the DC-DC stage,
although bus voltage feedback from the A/D converter was monitored. During open loop
testing the output busses were pre-charged using an external power supply to the lower
voltage limit specification prior to switching the pulsed load. The flyback converter,
including a commercially available PWM controller, was operational and functionally
confirmed with closed loop control using optically isolated feedback. Therefore full
circuit functionality was verified for all three power stages individually prior to
integration.

Figure 4.1 Input and output waveforms of the PFC converter during stand-alone testing
with max load of 200 W. VAC_IN (BLUE, 200 V/div) – input voltage, IAC_IN
(BROWN, 1A/div) – input current, VPFC (PURPLE, 200 V/div) – output
voltage of AC-DC power stage. VAC_IN = 180 V, IAC_IN = 1.13 ARMS, VPFC =
380 VDC. Time scale = 4 ms/div.
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Figure 4.2 Input and output waveforms of the PFC converter during stand-alone testing
with max load of 200 W. VAC_IN (BLUE, 200 V/div) – input voltage, IAC_IN
(BROWN, 1A/div) – input current, VPFC (PURPLE, 200 V/div) – output
voltage of AC-DC power stage. VAC_IN = 208 V, IAC_IN = 0.99 ARMS , VPFC =
380 VDC. Time scale = 4 ms/div.

Figure 4.3 Input and output waveforms of the PFC converter during stand-alone testing
with max load of 200 W. VAC_IN (BLUE, 200 V/div) – input voltage, IAC_IN
(BROWN, 1A/div) – input current, VPFC (PURPLE, 200 V/div) – output
voltage of AC-DC power stage. VAC_IN = 240 VAC, IAC_IN = 0.85 ARMS, VPFC
= 380 VDC. Time scale = 4 ms/div.
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Full Integration Testing
The critical integration testing involved the PFC (AC-DC) and Weinberg (DCDC) power stages. Testing focused first on the start-up and pre-load operation of the
PFC. Following that, steady state operation with the pulsed load connected to the
integrated power supply was demonstrated by cycling between heavy load and light load
conditions.
Figure 4.4 shows the start-up waveforms for the PFC. These waveforms illustrate
the enhancement-mode operation of the SiC JFET switching the boost converter. As the
input AC voltage rises, the drain voltage blocked by the EM SiC JFET temporally
follows the input voltage even though the gate voltage remains at zero. Conventional
wisdom says that a JFET cannot block voltage with zero gate bias. This is a remarkable
experimental demonstration of the usefulness of the SiC enhancement-mode JFET which
enabled this result. Figure 4.5 shows the same waveforms while the PFC maintains the
DC-Link voltage prior to the integrated power supply being loaded by the pulsed load.
As the DC output voltage droops the PFC controller IC commands the JFET to begin
switching in order to boost the output voltage to its upper set point. It can be observed in
Fig 4.5 that the gate voltage transition from zero to a square wave ranging from +3 V to 10 V at the switching frequency. The negative voltage is generated by the bypass
capacitor in parallel with the current-limiting resistor, which provides desirable negative
back bias to aid in the quick turn-off the JFET by accelerating the charging of the
device’s Miller capacitance.
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Figure 4.4 Start-up waveforms for the PFC power stage prior to IC start-up beginning
with the charging of the output DC voltage link, between the PFC and DCDC output stage. Time scale = 1 ms/div.

Figure 4.5 Steady-state pre-load waveforms for the PFC. Input AC voltage, VAC (green,
200 V/div), PFC output voltage, VDC (purple, 200 V/div), PFC JFET drain
voltage, VDS (blue, 200 V/div), and PFC JFET gate voltage, VGS (brown, 10
V/div) with a time scale = 4 ms/div.
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Once the integrated power supply is loaded, the PFC capacitor output voltage is
drawn down below the OVP set point sufficiently that continuous operation of the PFC
begins. The resulting PFC waveforms under steady-state, pulse-load operation are shown
in Fig 4.6. Figure 4.6 shows the continuous switching of the PFC JFET along with the
input AC voltage and the output DC voltage. Figure 4.7shows the input AC voltage and
current along with the output DC voltage. It was observed that the PFC did in fact
command a constant high power factor AC current from the supply under pulsed loading
as expected. The visible spikes on the input AC current, (the blue waveform in Fig 4.7,
occur each time the pulsed loads are switched in. A simple input EMI filter would
suppress this noise but was not included as part of the project’s scope. The pre-regulation
provided by the PFC causes it to operate continuously, as shown in Fig 4.6, to supply the
average power drawn only at periodic intervals by the pulsed loading of multiple load
modules as revealed by the disturbances in the blue waveform shown in Fig 4.7. As more
load modules are connected to the integrated power supply and the electrical load
increases, the magnitude of the input AC current will increase by command of the outer
voltage loop of the PFC controller IC.
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Figure 4.6 PFC steady-state waveforms with pulse load applied at the output of the
integrated power supply. VDC (purple, 200 V/div), VAC (green, 200 V/div),
VDS (blue, 200 V/div), and VGS (brown, 10 V/div). Time scale = 2 ms/div.

Figure 4.7 PFC steady-state waveforms with pulse load applied at the output of the
integrated power supply. VDC (purple, 200 V/div), VAC (green, 200 V/div),
and the input AC current, IAC (blue, 200 mA/div). Time scale = 2 ms/div.
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Figure 4.9 provides a detailed view of the PFC JFET switching events. Figure
4.11 shows the output of the PFC controller and the JFET gate-source voltage, displayed
superimposed with the same reference point. This figure illustrates the expected level
shifting of the control pulse produced by the parallel resistor and capacitor gate drive
components discussed in Chapter II. The Weinberg power delivery occurs only during
the heavily loaded portion of the pulsed load duty ratio. For example, during the transmit
mode of a radar. Figure 4.13 provides a screen capture of the switching waveforms of the
Weinberg JFETs as the load cycles on and off. Prior to the load turning on the JFET gate
voltages are zero and the drain voltage on both push-pull JFETs are maintained at the
DC-link voltage of the PFC, again demonstrating the full enhancement mode
functionality of the JFETs. Once the load is on the JFETs begin switching, delivering
power to the output busses.

Figure 4.14 shows a detailed view of the switching

waveforms across each of the Weinberg JFETs. Again the gate voltages are level shifted
by the RC gate drive components to +3 V and -5 V. Figure 4.16 and Fig 4.17 shows the
resulting secondary winding voltages for both the +26-V windings and +10-V windings
along with the output bus voltages.
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Figure 4.8 PFC schematic with test points for Fig 4.9 labeled.

Figure 4.9

PFC JFET switching waveforms. VDC (purple, 200 V/div), VAC (green, 200
V/div), VDS (blue, 100 V/div), and VGS (brown, 10 V/div). Time scale = 1
µs/div.
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Figure 4.10 PFC schematic with test points for Fig 4.11 labeled.

Figure 4.11 Gate control pulses before and after the RC level shifter. VDS (blue, 100
V/div), VP (purple, 10 V/div); and VGS (brown, 10 V/div). Time scale = 1
µs/div.
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Figure 4.12 Simplified schematic of the Weinberg converter with test points for Fig 4.13
and Fig 4.14 labeled.
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Figure 4.13 Illustrates the transition to and from pulsed loading. Weinberg JFET
drain voltages, VDS1 (green, 200 V/div) and VDS2 (purple, 200
V/div), and Weinberg JFET gate voltages, VGS1 (brown, 10 V/div)
and VGS2 (blue, 10 V/div) shown with a time scale = 40 µs/div.
Time scale = 800 ns/div.

Figure 4.14 Detailed view of JFET switching events during pulsed loading for
both Weinberg JFETs shown with a time scale = 800 ns/div.
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Figure 4.15 Simplified schematic of the Weinberg converter with test points for Fig 4.16
and Fig 4.17 labeled.
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Figure 4.16 Secondary winding voltages for deriving the +26-V bus. Push-pull
secondary winding voltages, Vsa (brown) and Vsb (blue), secondary
flyback winding, Vsfb (purple), and the bus voltage Vbus (green). Vs26a
(20 V/div), Vs26b (20 V/div), Vsfb26 (50 V/div), Vbus26 (20 V/div).Time
scale = 1 µs/div.

Figure 4.17 Secondary winding voltages for deriving the +10-V bus. Push-pull
secondary winding voltages, Vsa (brown) and Vsb (blue), secondary
flyback winding, Vsfb (purple), and the bus voltage Vbus (green). Vs10a
(10 V/div), Vs10b (10 V/div), Vsfb10 (20 V/div), and Vbus10 (10 V/div).
Time scale = 1 µs/div.
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Figure 4.18 and Fig 4.19 illustrate the voltage and current waveforms delivering
power to the pulsed loads. The bus voltages are both maintained at a constant regulated
value while the voltage across the pulsed loads connected to the buses by the load
switches rise from zero during light load to the bus voltage during heavy load. As
expected the current through the load, which is 100% resistive, follows the voltage.
During the on period 248 W was delivered to the pulsed load connected to the +26-V bus
and 45 W was delivered to the pulsed load connected to the +10-V bus. Average power
delivered to the load was governed by the 12% duty factor of the pulsed load. A
continuous draw of 37 W was measured at the 208 VAC input to the integrated power
supply for a total system efficiency of 95%.

Figure 4.18 Bus voltage and pulsed load voltage/current for +26 V output. Vbus
(brown), voltage across the pulsed load, VPL (blue), and the pulsed load
current, IPL (green). (a) Vbus26 (10 V/div), Vpl26 (10 V/div), Ipl26 (5
A/div), (b) Vbus10 (3 V/div), Vpl10 (3 V/div), and Ipl10 (2 A/div). Time
scale = 40 µs/div.
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Figure 4.19 Bus voltage and pulsed load voltage/current for +10 V output. Vbus
(brown), voltage across the pulsed load, VPL (blue), and the pulsed load
current, IPL (green). (a) Vbus26 (10 V/div), Vpl26 (10 V/div), Ipl26 (5
A/div), (b) Vbus10 (3 V/div), Vpl10 (3 V/div), and Ipl10 (2 A/div). Time
scale = 40 µs/div.

Full system integration of the point-of-load power converter prototype described
in the previous chapters was validate for a single high power, low duty factor, pulsed load
as a full scale distributed power architecture was not available. Experimental results
presented in this chapter tested the PFC pre-regulator up to full power for the full range
of input voltages. Once integrated with the multiple output DC/DC converter stages, the
PFC front end was shown to successfully mask the high peak power pulsed loads as a
continuous high power factor load to the prime source allowing this type of load to be
connected to any generator or utility grade source. The results presented in this chapter
also verified the fabricated prototype met the challenging efficiency and power density
specifications outlined in Appendix A. A discussion relating these results to simulation
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efforts for predicting the design’s dynamic response in an actual full scale DPA is
included in the following chapter.
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CHAPTER V
DISCUSSION

Chapter 4 presented experimental results validating the successful operation of the
fully integrated POL power supply design as well as demonstration of the first truly
enhancement-mode SiC power JFET in a power supply application. Before the start of
this project only depletion mode power JFETs were available as engineering samples.
Other research combined these depletion mode devices with MOSFETs in order to make
a normally off part; however, all SiC JFETs used in this project were single switch, pure
enhancement-mode devices. Availability of these enhancement-mode SiC JFETs allowed
the design of this POL power supply to meet its frequency, power density, and efficiency
goals outlined in Chapter I. While the POL power supply design was intended to power
its own digital control circuitry as well as four transient loads, and was in fact over
designed for a maximum of five loads, it was experimentally validated with a single
transient load and the required digital control circuitry because a distributed power
architecture load system was unavailable.

A single switchable transient load was

prototyped to provide experimental validation of the design. Computer simulation
provided additional design validation.
Simulations were conducted to estimate the transient response of the POL power
supply to a variable, pulsed load. The expected load would have a variable pulse width
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and duty ratio. The simulation consisted of an initial-value problem solver written in
MATLAB using a set of differential equations to describe each stage of the POL power
supply.

A more detailed mathematic description of the PFC circuit was used

incorporating equations describing the various feedback loops contained in the ML4821
datasheet and applications note.

This allowed for evaluation of specific feedback

component values. The Weinberg stage was not modeled to this detail since it only
transitions between two states, loaded and quiescent, whereas the PFC stage operates
continuously effectively integrating over the discontinuity between light load and full
load and the many potential variations in duty factor. The load variance was modeled
using two defined pulse width signifying a best and worst case condition. A longest
pulse width of 250 µs and a shortest pulse width of 8 µs were suggested as extremes for a
generic radar application. The final prototype was not tested in an actual system
configured as a distributed power architecture but results from this simulation provided
information for tuning the PFC feedback loops and the dynamic response of the PFC to
abrupt changes in load.
Figure 5.1 shows the computed result for the typical PFC output voltage across
the output energy storage capacitor, C12, and the PFC inductor current through L1. The
simulation looked at the response of the system to the heaviest load conditions, 250 µs
pulse width at 12% duty cycle. Figure 5.1 show the average PFC output voltage to be
between 350 and 370 V with a peak inductor current just over 300 mA. Both simulated
values are consistent with experimental results measured and presented in the previous
chapter, i.e. Fig. 4.3. Both the experimental and simulation waveforms clearly show the
incidence of the “loaded” state of the pulsed load. The simulation results show the pulses
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riding on the 120 Hz inductor current, while the experimental results show their
existence, but distorted by the pulse response of the current probe. The pulses are a result
of the negative dV/dt on the PFC capacitor voltage that is reflected through the feedback
compensation to cause a transient increase in the inductor current. This transient is a sign
of the successful implementation of the reduced PFC output capacitor value which was a
design goal.

Figure 5.1 Computed PFC capacitor voltage (purple) and PFC inductor current (green)

using component values and load conditions prevailing in Fig. B.1.

To test the dynamic response of the power supply caused by an extreme change in
the load pulse profile, a simulation was run using the component selections
experimentally validated and described in the previous section. For time t < 0, the pulse
load is assumed to be at steady state with a 120 µs transmit dwell and an 11% duty factor
representative of a typical phased array radar. At time t = 0 the duty factor increases to
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16% and the transmit dwell increases to 250 µs, a combination likely to be a temporary
extreme that can be expected to last no longer than 5 ms. The simulation then switches
back to the long term average of 120 µs and 11% duty factor. Figure 5.2 illustrates the
computed result for the PFC capacitor voltage and the PFC inductor current. Clearly a
suboptimal underdamped response is seen in both the inductor current and the capacitor
voltage. The former would be reflected to the radar prime power source while the latter
would have to be handled by the Weinberg converter.

Figure 5.2 Computed PFC capacitor voltage (purple) and PFC inductor current (green)

using component values prevailing in Fig. B.1 but load conditions in which an
average duty factor (11%), medium unloaded dwell time (120 µs) load profile
is interrupted at time t = 0 by a high-duty factor (16%), wide unloaded dwell
time (250 µs) load profile for a transient period of 5 ms. A suboptimal
underdamped response results.

Examination of the simulation showed that the compensation network controlling
the dynamic response is the outer voltage loop. In particular, the system response
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(underdamped, overdamped, etc.) is particularly sensitive to the integrating capacitor C6
in the feedback path of the voltage error amplifier (VEA). In the power supply as built
(represented by Fig. B.1), C6 = 1000 nF. Figure 5.3 shows the original response, Fig 5.4
shows the same system but with C6 = 500 nF, and Fig 5.5 shows the same system but
with C6 = 100 nF. It was found that decreasing this capacitor to 500 nF and then to 100
nF improved dramatically the dynamic response. The cost of this change is to permit
greater harmonic content from the ripple in the PFC capacitor voltage to be fed back to
the inner current loop, which increases the line-frequency harmonics reflected back to the
prime power source. Thus a design trade between total harmonic distortion and dynamic
response must be made.

In practice, the system designer of a distributed power

architecture using this design would make this trade according to operational
requirements and specifications.
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Figure 5.3 Computed voltage error amplifier output (pin 6, EA OUT) (purple) and PFC

inductor current (green) in response to the transient load profile. Component
values are the actual values used in the power supply including C6 = 1000 nF

Figure 5.4 Computed voltage error amplifier output (pin 6, EA OUT) (purple) and PFC

inductor current (green) in response to the transient load profile. Component
values are the actual values used in the power supply except C6 = 500 nF.
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Figure 5.5 Computed voltage error amplifier output (pin 6, EA OUT) (purple) and PFC

inductor current (green) in response to the transient load profile. Component
values are the actual values used in the power supply except C6 = 100 nF.
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CHAPTER VI
CONCLUSIONS

The objective of the work presented in this thesis was to utilize state-of-the art
switching technology in the design of a point-of-load power converter intended for
distributed power architectures. POL converter designs are continuously re-evaluated for
potential improvements made possible by new semiconductor and passive component
technology. Efficiency and power density are the two key specifications designers work
to affordably improve. The design methodology presented in this thesis focused on the
availability of the first normally off SiC JFET as the enabling technology for the design
of a high efficiency, high power density converter capable of integration in a distributed
power architecture.
The specifications presented required a point-of-load type power supply for a
distributed power architecture application be designed accepting 208-V from a singlephase of a three-phase AC source, capable of a maximum average power of 200 W, and
combined peak output power of 1500 W to +26 V, +10 V, +5 V, and -5 V voltage buses.
The +26 V and +10 V buses supply high power, pulsed loads operating on a low duty
factor. The final design was required to meet or exceed 93% efficiency and a power
density of 100 W/in3. The design methodology presented in the thesis described a power
supply solution that incorporated the first ever normally off 1200 V SiC JFET as the main
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power switch of a PFC pre-regulator powering a Weinberg and flyback converter that
generate the multiple output bus voltages required by a hypothetical example distributed
power architecture.
The reason for selecting a power factor correction front end was based on two
design goals. First, by connecting many POL converters to the main 208 V source some
redundancy could be added to the design as well as significantly reducing the system
weight by elimination of a high power rectification and filtering stage immediately after
the AC source. Second, the incorporation of PFC circuits in modern power supplies have
become a necessary requirement for eliminating harmonic disturbances that can affect
other electronics that use the same source. In applications such as a mobile radar array,
AC generators are not capable of directly powering pulsed type loads. Therefore a PFC
front end can be used to mask the pulsed loads by active filtering to produce at the
terminal a continuous, high power factor loads for prime sources such as generators. To
accomplish this it was necessary to allow the output of the PFC front end, DC link
voltage, to swing by at least 100 V. This design requirement also allows for a reduction
in size and weight of the DC links bulk energy storage and increases the power density.
Using the fast switching, normally off SiC JFET coupled with a SiC SBD as the
switching pair, an increase in switching frequency beyond the documented usable range
for the MOSFET/SiC SBD combination in a PFC converter was enabled. The fast
switching characteristic of the SiC JFET allowed the design documented in this work to
achieve a switching frequency of 500 kHz, which was otherwise limited by the PFC
controller IC.
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The multiple output DC-DC stage was eventually split into two separate
converters in order to achieve the best bus voltage regulation. A current-fed push-pull, or
Weinberg, converter is a topology well suited for operating in the kilowatt power range,
generating multiple output voltages, and operating over a wide range of input voltages.
This topology is also noted for delivering continuous output currents without using output
inductors. This topology was used to handle the high peak power pulsed loads as
described in Chapter III. A simple 12-W flyback converter, also described in Chapter III,
was designed to generate the low power low voltage +5 V and -5 V buses supplying
continuous power draw from the various digital control circuitries requiring these power
supply voltages. By separating these low power continuous loads from the high power
pulsed loads better bus voltage regulation was achieved. The useable voltage and power
range for current-fed push-pull converters have typically been limited by the available
switch technology. This type of converter can impose twice the input voltage on the
power switches. Silicon MOSFETs practical for power supplies have just reached ratings
of 900 V, while normally off SiC JFETs are commercially available at 1200 V and
beyond. The normally off SiC JFET allows designers to extend the usable voltage and
power range of this topology to new limits. The flyback converter is another topology
that produces high peak voltage stress on the power switches and is another area that can
benefit from fast switching, high efficiency, 1200 V SiC JFET power transistors.
Experiment results of Chapter IV combined with simulation efforts of Chapter V
showed that the POL power supply design intended for integration in a distributed power
architecture application presented here successfully met the design requirements outlined
in Chapter 1. Using enhancement-mode SiC JFET switches as the enabling technology in
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this design allowed for two key achievements that were significant contributions to
meeting the challenging power density requirements. First, the fast switching behavior
and lower intrinsic device capacitances allowed for the switching frequency of the PFC
and Weinberg stages to be increased beyond the useable frequency limitations of
MOSFETs for such converters. Second, the implementation of a DC/DC power stage
topology capable of wide input voltage variations while generating multiple regulated
outputs. The Weinberg topology was capable of demonstrating such behavior at the cost
of requiring a high voltage switch capable of voltages greater than 2x the maximum input
voltage. This required a power transistor with a 1200 V rating that was unreachable with
the current Si MOSFET technology.

These two technical features allowed for the

physical size of all passive components to be minimized such that the fully integrated
power supply achieved a power density of 100W/in3 while exceeding the 93% system
efficiency specification.
The clean, fast switching waveforms of the first ever normally off SiC JFET was
validated by the key waveforms illustrated in Fig. 4.2. The device’s drain voltage during
blocking states is clearly shown to be successfully blocking the full rectified input
voltage with zero gate bias. Alongside is a period of switching events that demonstrated
the gate driver’s level shifting action and the transistor’s increased blocking requirement.
Zooms of the individual switching events are shown in Fig. 4.4 and 4.5. Validation of the
Weinberg converter to handle intermittent high peak power delivery to a pulsed load is
demonstrated in Fig. 4.6-4.8. Fast switching, the ability to block high peak voltages, and
an explanation of the level-shifted gate drive voltages was also presented. Also, Fig. 4.3
validates the design goal of using the PFC front-end to mask the low duty factor pulsed
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loads by reflecting a continuous high power factor load to the AC power source. The
bursts of noise riding on the AC current waveform is evidence of each pulsed loading
period though the input current draw is still continuous. A simple EMI filter will
suppress this noise in a final application if necessary; but it was not one of the design
goals of this project. The waveforms documented in this thesis validate the design theory
of operation as presented and the functionality of the first ever normally off SiC JFET as
a viable switch technology for power electronic applications.
All of the design specifications presented in this thesis were met and tested with
the exception of testing the fully integrated POL converter at full peak power. The PFC
pre-regulator was validated up to full power independently; however, the available load
limited testing of the fully integrated power supply to or only one intended pulsed load.
An actual distributed power architecture was not available for full power testing of the
fully integrated system. Simulated pulsed loads were designed for the +26 V and +10 V
buses to test the ability of the Weinberg to handle pulsed loading as well as PFC’s ability
to appear as a continuous load. Failure to test this design at the peak load power does not
disqualify the results presented in Chapter IV.

The results for single load testing

validated the design methodology presented in Chapter III and successfully demonstrated
the use of new state-of-the-art technology, the first ever pure enhancement-mode SiC
JFET described in Chapter II. The system efficiency measurements were shown to
exceed the design specification but would be expected to vary slightly when tested at full
peak power.

Since the power density calculations are based on the final system

dimension and the system power ratings this value would not change during extended
load testing.
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Further study of the prototype could possibly yield further efficiency
improvements with the use of improved and now commercially available normally off
switch technology. Also new gate driver designs have been developed that are optimized
specifically for the normally off SiC JFET that could further increase the fast switching
times of the device in both the PFC and Weinberg power conversion stages. Future
design iterations should also focus on improved PCB layouts and magnetics design that
potentially could produce further miniaturization of the design. Also, EMI measurements
might be conducted to determine the need for EMI filtering for applications that require
the design to meet EMI standards.
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APPENDIX A
DESIGN SPECIFICATIONS
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The design specifications for this thesis are borrowed in part from suggested
requirements for a radar array power supply outlined by a radar research development
company. The system specifications are as follows:


Ratio of AC-DC power supplies to powered loads: 1:4



Required output voltages: +26 V, +10 V, +5 V, -5 V



Voltage ripple: 5%



Peak 26-V load (per AC-DC power supply): 1300 W



Peak 10-V load (per AC-DC power supply): 150 W



Average +5 V load (per AC-DC power supply): 10 W



Average -5 V load (per AC-DC power supply): 2 W



Duty factor for +26 V and +10 V loads: 11% (ave), 16% (max)



+5 V and -5 V loads are continuous



Power Supply Efficiency: > 93%



Power density: > 100 W/in3



Maximum power supply dimensions: 3.5” x 4.25”x 1”
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APPENDIX B
DETAILED CIRCUIT SCHEMATICS
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Figure B.1 Detailed PFC schematic.
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Figure B.2

Detailed schematic of parallel Weinberg and flyback power stages.
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Figure B.3 Detailed schematic of additional control circuitry.
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